

High Speed and Low Power Dynamic Latched Comparator for PTL Circuit Applications

N. Naga Sudha^{#1}, V. Narasimha Nayak^{#2}, Suneel Mudunuru^{*2}, M. Nagesh Babu^{#3}, B.K.V Prasad^{#4}, M. Jyothi^{#5}

^{1,5}M.Tech students, Department of ECE, K L University
Vijayawada, INDIA

^{2, 3, 4}Department of ECE, K L University
Vijayawada, INDIA

Abstract— Comparators are basic building blocks for designing modern mixed signal systems. Speed and resolution are two important factors which are required for high speed applications. This paper presents a design for an on-chip high-speed dynamic latched comparator for high frequency signal digitization. The dynamic latched comparator consists of two cross coupled inverters comprising a total of 9 MOS transistors. The measurement and simulation results show that the dynamic latched comparator design has higher speed, low power dissipation and occupying less active area compared to double tail latched and pre-amplifier based clocked comparators. These comparators are used in PTL circuits, so we compared the application of a PTL circuits by using the above specified three comparator designs. The simulation results show that PTL circuit with dynamic latched comparator has occupied less active area and also having higher speed and lower power dissipation. The comparator schematics and corresponding layouts are implemented using spice and microwind tool.

Keywords— Dynamic Latched Comparator, digitization

I. INTRODUCTION

The comparator compares the voltages that appear at their inputs and outputs a voltage representing the sign of the net difference between them. Comparators are important elements in modern mixed signal systems. Speed and resolution are two important features which are required for high speed applications such as on-chip high frequency signal testing, data links, sense amplifiers and analog-to-digital converters. On-chip testing of high frequency pseudo random binary sequences (PRBS) requires a high speed comparator at the electrical interface stage [1], [2].

A clocked comparator generally consists of two stages. In that first stage is to interface the input signals. The second (regenerative) stage consists of two cross coupled inverters, where each input is connected to the output of the other. In a CMOS based latch, the regenerative stage and its following stages consume low static power since the power ground path is switched off either by a NMOS or PMOS transistor [10].

In many applications comparator speed, power dissipation and transistor count are more important. If comparator speed is a priority, the regenerative stage could be designed to start its operation from midway between power supply and ground [6], for example, conventional comparator2 [4]. However, the

static power consumption is relatively high. If comparator was designed with priority given to power reduction, then transistor count increases thereby reducing the speed, for example double tail latched comparator or conventional comparator1[4].

Comparator design largely depends on the target application. However, an input-referred latch offset voltage (hence offset voltage), resulting from the device mismatches such as threshold voltage V_{th} , current factor β ($=\mu C_{ox}W/L$) and parasitic node capacitance and output load capacitance mismatches, limits the accuracy of such comparators [8], [9]. In this paper, we present a design of high-speed and low power dissipating clocked comparator for stack circuit applications. The comparator is attractive for the applications where both speed and power consumption are of the highest priority.

The rest of the paper is organized as follows. The speed and power limitations of the two conventional comparators design and areas for improvements are investigated in Section II. An overview of the dynamic latched comparator design [13] is given in Section III. Application of dynamic latched comparator in SAPTL was given in Section IV. The simulation results, comparisons are given in Section V.

II. CONVENTIONAL COMPARATORS

The circuit and schematic diagrams of the comparator presented in [3] are shown in Fig. 1. This comparator is compared with our design because of its speed and suitability for low supply voltage applications. In the rest of the paper it will be referred to as conventional comparator1. It operates in 2 phases 1)Reset phase 2)Regeneration phase. While the clock is low(reset phase), M7 and M8 transistors are ON. M9 transistor is off. As M7 and M8 transistors are ON Di+ and Di- nodes are pre-charged to Vdd. So M10 and M11 become ON and discharge the output nodes OUT+ and OUT- to ground. While the clock is high (regeneration phase), M9 and M12 transistors are in ON condition. M7 and M8 transistors are in OFF state. So Di nodes starts discharging as M9 is ON. The difference between voltages of Di+ and Di- (ΔV_{Di}) are given to M10 and M11 transistors. As Di nodes starts

discharging, M10 and M11 are initially in ON condition and gradually M10 and M11 becomes OFF. Output nodes OUT+ and OUT- starts regenerating when M10 and M11 are unable to ground the outputs. The intermediate stage formed by M10 and M11 passes ΔV_{Di} to the cross-coupled inverters and also provides additional shielding between the input and output, with less kickback noise as a result[8].





Fig 1 Circuit diagram and Schematic of double tail latched comparator (conventional comparator1)





Fig 2 Layout of double tail latched comparator

The conventional comparator2 is composed of two stages as shown in Fig. 3. The first stage is the amplification stage, which consists of the transistors M1–M4 and M9. The second stage is the regenerative stage that is comprised of the transistors M5– M8 and M10. The circuit works in two phases, namely the amplification phase and the regenerative (evaluation) phase. When the clock (CLK) is low (amplification phase), the tail transistor M9 turns ON and M10 turns OFF. When CLK was LOW only amplification stage works here. In addition, the amplification stage is designed to produce its output close to $V_{DD}-|V_{thp}|$ which can effectively reduce the charging time. In this stage V_p-V_n is amplified and fed to regenerative stage. When the clock (CLK) is high (regeneration phase), M10 turns ON and M9 turns OFF. Only regenerative stage works here.

There is a reduction of the delay time in the conventional comparator2 over the conventional comparator1. Since the conventional comparator2 uses an amplification stage, it consumes static power during the amplification period and hence the energy consumption in the conventional comparator2 becomes higher than the conventional comparator1. There is a reduction of the power dissipation in the conventional comparator1 over the conventional comparator2. In order to avoid these drawbacks in conventional comparators, dynamic latched comparator was introduced in the subsequent section.






Fig 3 Circuit diagram and Schematic of pre-amplifier based clocked comparator (Conventional comparator2)




Fig 4 Layout of pre-amplifier based clocked comparator

III. THE DYNAMIC LATCHED COMPARATOR

The dynamic latched comparator is composed of two stages as shown in Fig. 5. The first stage is the interface stage which consists of all the transistors except two cross coupled inverters. The second stage is the regenerative stage that is comprised of the two cross coupled inverters, where each input is connected to the output of the other. It operates in two phases. 1) Interface phase and 2) Regeneration phase. It consists of single nmos tail transistor connected to ground. When clock is low tail transistor is off and depending on V_p and V_n output reaches to VDD or gnd. When clock is high tail transistor is on and both the outputs discharges to ground.

There is reduction of both power and delay in dynamic latched comparator circuit over the two conventional comparators. Conventional comparator1 has less power consumption but low speed because of more transistor count and conventional comparator2 has high speed because of less transistor count but power consumption is more because the conventional comparator2 uses an amplification stage, it consumes static power during the amplification period. However, since the conventional comparator2 is to work at high frequency, the energy consumption of the conventional comparator2 becomes comparable to the conventional comparator1. Hence the performance of the conventional comparator2 is limited by the static power dissipation in the evaluation or regeneration phase.

The dynamic latched comparator is suitable for both high speed and low power dissipation [12] because of decrease in transistor count which overcomes the problem of two conventional comparators.




Fig 5 Schematic of Dynamic latched comparator




Fig 6 Layout of dynamic latched comparator

TABLE I
Comparison of 3 clocked comparators

Clocked Comparator	Transistor count	Voltage(v)	Power(mw)	Delay(ns)
Double tail Latched comparator	12	1.2	0.006	0.038
Preamplifier based clocked comparator	10	1.2	0.269	0.014
Dynamic latched comparator	9	1.2	0.003	0.011

Since the comparator offset [11] can be reduced by using known techniques [3], the main focus of this paper is the comparator speed and power dissipation. Simulation comparing the delay versus the supply voltage and power dissipation versus the supply voltage of the comparator 1.2V supply has been done. The results show that the dynamic latched comparator outperforms the other 2. Hence the 2 conventional and the dynamic latched comparator will be compared. The layouts are automatically extracted and simulated with a microwind simulator. Fig. 21, 22 shows simulation results of the power dissipation, delay versus supply voltages (V_{dd}) respectively for the dynamic latched comparator and conventional designs. The results show that the dynamic latched comparator circuit has less delay time and less power dissipation than the conventional designs.

As in the dynamic latched comparator circuit design, both the power dissipation and delay will be less [13] as shown in table1. This makes the dynamic latched comparator circuit more attractive for the low power and high speed applications.

IV. APPLICATION

Both conventional comparators and dynamic latched comparator are used

- 1) To compare the outputs of stack circuit.
- 2) Clocked comparator combined with stack circuit acts as OR (or) NOR circuit.

The basic architecture of clocked comparator based PTL is shown in the Figure7. It consists of

- 1) The pass transistor tree, called the stack. It computes the required logic function.
- 2) The root driver (inverter) injects signals into the stack and
- 3) The sense amplifier replaced with clocked comparator is used to compare the stack outputs and also to perform NOR (or) OR operation.




Fig 7 Architecture of clocked comparator based PTL

Stack:

The stack circuit consists of an NMOS pass transistors only. Full-swing inputs are provided to the stack circuit and low-swing pseudo differential outputs are obtained to perform the required logic functions. Fig 8 shows the logical paths of stack circuit that can be connected according to Boolean function using the programmable switches.




Fig 8 The full stack and driver showing the logic paths

As shown in fig 10 by using the programmable switches, the stack implements a given Boolean expression by connecting the minterm branches of the tree to one output 's' and the maxterm branches to the other output 'sn' such that by drawing karnaugh map we must obtain Boolean expression of OR gate .

Consider the Boolean function of OR (or) NOR gate. In this case for the stack circuit if we provide 'Vin' as '1' then due to inverter, '0' will be provided to stack circuit and stack circuit performs NOR operation. If we provide 'Vin' as '0' then due to inverter, '1' will be provided to stack circuit and stack circuit performs OR operation.




Fig 9. Karnaugh map for OR or NOR gate

Karnaugh map was drawn from fig10 i.e corresponding to connection of programmable switches. According to karnaugh

map the cells that consist of 1's are termed as minterms(01,10,11), and the cells that consist of 0's are termed as maxterms(00). From the karnaugh map we get boolean equation of OR gate i.e $A+B$.

In stack circuit all the minterms(01,10,11) are connected to 's' output and all the maxterms(00) are connected to output 'sn' as shown in fig 10 to perform OR or NOR operation.




Fig 10. Schematic of the inverted pass transistor tree network configured as a two-input OR/NOR stack.




Fig 11. Layout of stack circuit

Driver:

Since the stack has no supply rail connections, a driver, which is a simple inverter, is placed at the root input of the stack, to inject the evaluation current.

Clocked comparator:

In fig7 sense amplifier was used to recover both voltage swing and performance. If we place either of the conventional comparators or dynamic latched comparator in place of sense amplifier, it is useful to perform two operations.

a) To compare the outputs of the stack circuit. As the designed stack circuit performs NOR (or) OR operation, this NOR (or) OR outputs are compared by the clocked comparator.

b) Combination of both Clocked comparator and stack can also be used as NOR (or) OR circuit. I.e. the output of clocked comparator based PTL (stack) is same as stack circuit (NOR (or) OR circuit).

As shown in Fig 12, when 'en' (Vin in case of stack circuit) for the comparator was '1', clocked comparator based PTL acts as NOR circuit. When 'en' (Vin in case of stack circuit) was '0' clocked comparator based PTL acts as OR circuit




Fig 12. Schematic of Double tail latched comparator based PTL




Fig 13 Layout of double tail latched comparator based PTL




Fig 14 Schematic of pre-amplifier based clocked comparator based PTL

TABLE III

Comparing PTL circuit based on 3 comparators

Clocked Comparator	Transistor count	Voltage(v)	Power(mw)	Delay(ns)
Double tail Latched comparator based PTL	20	1.2	0.140	1.048
Pre-amplifier based clocked comparator based PTL	18	1.2	0.178	0.013
Dynamic latched comparator based PTL	17	1.2	0.006	0.011




Fig 15 Layout of pre-amplifier based clocked comparator based PTL




Fig 16 Schematic of dynamic latched comparator based PTL




Fig 17 Layout of dynamic latched comparator based PTL

V. SIMULATION RESULTS




Fig 18 Waveforms of double tail latched comparator

In fig 18 double tail latched comparator compares 2 inputs, when inputs 'vp' > 'vn', then output will be 'outn' > 'outp' ('clk'= '1').




Fig 19 Waveforms of pre-amplifier based clocked comparator

In fig 19 pre-amplifier based clocked comparator compares 2 inputs, when inputs 'vp' < 'vn', then output will be 'outp' < 'outn' ('clk'=1').




Fig 20 Waveforms of dynamic latched comparator

In fig 20 dynamic latched comparator compares 2 inputs, when inputs 'inp' < 'inn', then output will be 'son' < 'so' ('en'=1').




Fig 21 Comparison of Power Dissipation of the three clocked comparators

Fig 21 shows that preamplifier based comparator has more power dissipation than double tail latched comparator because of static power consumption. Dynamic latched comparator has less power consumption than the 2 conventional comparators.




Fig 22 Comparison of delay time of the three comparators

Fig 22 shows that dynamic latched comparator has less delay time than the other two conventional comparators.




Fig 23 Waveforms of stack ckt

In Fig 23 as 'vin' is '1', because of root driver (inverter), 'vin' will be provided as '0' for the stack circuit such that the stack circuit acts as NOR circuit. When 'a' is '0' and 'b' is '1', output 's' will be '0' (as input '01' is minterm only minterms output ('s') must be considered).




Fig 24 Waveforms of Double tail latched comparator based PTL

In fig 24, as ‘en’ is ‘1’ because of root driver (inverter), ‘en’ will be provided as ‘0’ for the stack circuit. So the stack circuit acts as NOR circuit. When ‘a’ is ‘0’ and ‘b’ is ‘1’, output of double tail latched comparator based PTL will be ‘s’=‘0’ (as input ‘01’ is minterm only minterms output (‘s’) of stack circuit must be considered). Therefore double tail latched comparator based PTL also performs NOR operation same as that of stack circuit.




Fig 25 Waveforms of pre-amplifier based clocked comparator based PTL

In fig 25, as ‘en’ was ‘1’ because of root driver (inverter), ‘en’ will be provided as ‘0’ for the stack circuit, such that the stack circuit acts as NOR circuit. When ‘a’ is ‘1’ and ‘b’ is ‘0’, output of preamplifier based comparator based PTL will be ‘out’=‘0’ (as input ‘10’ is minterm only minterms output of stack circuit must be considered). Therefore double tail latched comparator based PTL also performs NOR operation same as that of stack circuit.




Fig 26 Waveforms of dynamic latched comparator based PTL

In fig 26 dynamic latched comparator based PTL performs NOR operation same as that of stack circuit, when ‘en’ was ‘1’ and both inputs ‘a’, ‘b’ are 1’s output ‘s’ will be ‘0’.




Fig 27 Comparison of power dissipation of the three comparators based PTL

Fig 27 shows that preamplifier based comparator based PTL has more power dissipation than double tail latched comparator based PTL because of static power consumption.

Dynamic latched comparator based PTL has less power consumption than the 2 conventional comparators.




Fig 28 Comparison of delay time of the three comparators based PTL

Fig 28 shows that dynamic latched comparator based PTL has less delay time than the 2 conventional comparators based PTL

VI. CONCLUSIONS

Dynamic latched comparator was designed that works with high speed and low power consumption when compared to double tail latched comparator (conventional comparator 1) and pre amplifier based latch comparator (conventional comparator 2). For comparison we provide analog input to the comparator and the output will be digital. The simulation results show that the proposed circuit can operate at higher speed with low power dissipation than the other two comparators. Similarly in case of clocked comparator applications such as clocked comparators based PTL, dynamic latched comparator based PTL has less delay time than the other two conventional comparators based PTL. Clocked comparator schematics are implemented in spice and the corresponding layouts are implemented using microwind tool.

REFERENCES

[1] B. Casper, F. O'Mahony, "Clocking analysis, implementation and measurement techniques for high-speed data links: A tutorial," *IEEE Trans. Circuits Syst. I*, vol. 56, no. 1, pp. 17-39, Jan. 2009.

[2] W T. Beyene et. al. , "Advanced modeling and accurate characterization of a 16 Gb/s memory interface," *IEEE Trans. Adv. Package.*, vol. 32, pp. 306-326, May 2009.

[3] D. Schinkel, et. al., "A Double-tail latch-type voltage sense amplifier with 18ps setup+hold time," in *IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers*, San Francisco, CA, Feb. 11-15, 2007, pp. 314-315.

[4] Mohamed Abbas*, Yasuo Furukawa "Clocked Comparator for High-Speed Applications in 65nm Technology," *IEEE Asian Solid-State Circuits Conference* November 8-10, 2010 / Beijing, China.

[5] LogicLouis Poblete Alarcon and Jan M. Rabaey, "Sense Amplifier-Based Pass Transistor," *EECS Department, University of California,*

Berkeley, Technical Report No. UCB/EECS-2010-173, December 19, 2010.

[6] K. Uyttenhove, M. S. J. Steyaert, "A 1.8-V, 6-bit, 1.3-GHz CMOS flash ADC in 0.25- μ m CMOS," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp.1115-1122, July 2003.

[7] Jun He, Sanyi Zhan, Degang Chen, and R.L. Geiger, "Analyses of Static and Dynamic Random Offset Voltages in Dynamic Comparators," *IEEE Trans. Circuits Syst. I: Reg. Papers*, vol. 56, pp. 911-919, May 2009.

[8] Nikoozadeh and B. Murmann, "An Analysis of Latch Comparator Offset Due to Load Capacitor Mismatch," *IEEE Trans. Circuits Syst. II: Exp. Briefs*, vol. 53, no. 12, pp. 1398-1402, Dec. 2006

[9] Pedro M.Figueiredo, Joao C.Vital, "Kickback Noise Reduction Techniques for CMOS Latched Comparator", *IEEE Transactions on Circuits and Systems*, vol.53, no.7, pp.541- 545, July 2006.

[10] Meena Panchore, R.S. Gamad, "Low Power High Speed CMOS Comparator Design Using .18 μ m Technology", *International Journal of Electronic Engineering Research*, Vol.2, No.1, pp.71-77, 2010.

[11] Heung Jun Jeon, "Low-power high-speed low-offset fully dynamic CMOS latched comparator", *Northeastern University, Department of Electrical and Computer Engineering*, January 2010.

[12] S. Kale and R. S. Gamad, "Design of a CMOS Comparator for Low Power and High Speed" , *International Journal of Electronic Engineering Research*, vol. 2, no. 1, pp. 29-34, 2010.

[13] Heungjun Jeon and Yong-Bin Kim, "A Novel Low-Power, Low-Offset and High-Speed CMOS Dynamic Latched Comparator", *IEEE*, 2010.

[14] ECEN 689 High-Speed Links Circuits and Systems.

Authors Profile



N. Naga sudha was born in Pulivendla, Kadapa (Dist.), AP,India. She received B.Tech in Electronics & Communication Engineering from Mekapati Raja Mohan Reddy Institute of Technology and Sciences (MeRITS), Nellore (Dist.), AP, India. Pursuing M.Tech in VLSI at K L University, Vijayawada, AP, India.



V. Narasimha Nayak was born in Khanapuram, Khammam (Dist.), AP, India. He received B.Tech. in Electronics & Communication Engineering from Swarna Bharathi Institute Of science and Technology, Khammam (Dist.), AP, India, M.Tech from NIT Rourkela, Rourkela, Orissa, India. He is working as Assistant Professor for Department of Electronics & Communication Engineering, K L University, Vijayawada, AP, India. He has published one international journal.



Suneel Mudunuru was born in Vijayawada, Krishna (Dist.), AP, India. He received B.E in Electronics & Communication Engineering from S.R.K.R. Engineering College, Bhimava-ram,

AP, India and M.Tech from Nalanda Institute of Engineering and Technology, Sattenapalli, Guntur, AP, India. He is working as Assistant Professor in Department of Electronics & Communication Engineering, K L University, Vijayawada, AP, India. He has published one International Journal and presented one paper in International Conference.



M. Nagesh Babu was born in Kurnool, Kurnool (Dist.), AP, India. He received B.Tech in Electronics & Communication Engineering from JNTU Hyderabad, AP, India and M.Tech from JNTU Hyderabad, AP, and India. He is working as Associate Professor in the Department of Electronics &

Communication Engineering, K L University, Vijayawada, AP, and India. He has 9 years of Industry experience and 9 years of teaching experience. He presented 2 papers in National conferences.



B.K.V.Prasad was born in Krishna (Dist.), AP, India. He received B.E in E.C.E from Bharathidasan university Trichy, T.N.India, M.Tech from RGM CET, Kurnool (Dist.) affiliated to JNTU Hyderabad. Pursuing part-time Ph.D. from JNTUH, Hyderabad,

AP, and India. His research interest includes automatic circuit reconfiguration and design of fault model circuits. He has published 10 publications in various journals, conferences at National and International level and contributed papers in conferences held at Lasvegas, USA in 2009.



M. Jyothi was born in Ganapavaram, Guntur (Dist.), AP.India. She received B.Tech in Electronics & Communication Engineering from Vazir Sulthan College of Engineering, Khammam (Dist.), AP, India. Studying M.Tech in K L University, Vijayawada, AP, India.

E-mail: jyothimallisetty@gmail.com